Abstract: A building-to-building free-space visible-light-communication link over more than 72 m link distance is presented. The link employs a dual data/clock optical channel from two 680-nm vertical-cavity surface-emitting laser laser-diodes. The receivers are implemented using custom bandwidth-enhanced avalanche photodiodes (APD) in Austria-Micro-Systems 0.35 μm complementary-metal-semiconductor-oxide technology. The APD receiver uses resistive linearization to allow for improved bias voltage control in the soft-breakdown region as well as increased signal-to-noise ratio by around 6 dB. A simple amplifier-based architecture is employed with no equalization or transimpedance-amplifier use. Measurement results show an on-off-keying data rate of 2 Gb/s and forward-error-correction-compliant bit error rate below 3.8 × 10 −3 .
Introduction
The increasing demand for larger bandwidth to support the requirements for high-quality mobile services, the internet data traffic forecasts and the Internet of Things (IoT) deployment has pushed for considerable research in new communication technologies. In addition to the expected high bit-rates, new constraints in terms of link distance coverage, modules miniaturization, low fabrication cost, and low power consumption have become critical parameters to be addressed. Visible Light Communication (VLC) has emerged as a potential broadband transmission technology for a wide variety of applications for both indoor and outdoor systems [1] . The use of solid-state laser-diode (SSLD) sources combined with orthogonal-frequency-division-multiplexing (OFDM) modulation schemes and/or extensive equalization techniques has demonstrated high data-rates exceeding the Gigabitper-second level over distances reaching up to 15 meters [2] - [6] . In [7] , a three-stage 680-nm vertical-cavity surface-emitting laser (VCSEL)-based injection-locked technique with a dual middleway afocal lensing allowed to achieve 40 Gb/s free-space-optical (FSO) VLC link across 50 m distance. In [8] , around 600 Mb/s over more than 200 m distance was demonstrated based on a 10 mW near-infra-red (NIR) 750 nm laser with a 130 Km/h moving train-to-ground scenario. Other infrared (1550-nm wavelength) FSO systems employing high-power lasers reported greater data-rates and/or distances. In [9] , a 400 Gb/s data-rate across 100 m using either 16 × dense-wavelength-division-multiplexing (DWDM) or 16 × spatial-division-multiplexing (SDM) with a complex optical modulation system is reported. In [10] , 136 Mb/s OOK FSO link is claimed across 142 Km interisland distance. All these published works have used components-off-the-shelf (COTS) PIN or Avalanche photodiodes (APD) fabricated in III-IV semiconductors or non-standard/high-cost technologies. Such photodiodes (PD) offer both increased bandwidth and high responsivity at the cost of high bias voltages. Complementary-Metal-Semiconductor-Oxide (CMOS) on-chip APD-array was reported in [11] with a 4-channel multiple-input multiple-output (MIMO) implementation to reach 1 Gb/s aggregate data-rate over 1 m transmission distance. In [12] , a CMOS PN-PD based receiver is reported with 2.5 Gb/s bit-rate over 12 m link distance.
Parallel clock transmission (PCT) offers a comparable clock signal quality to the source sampling clock on the receiver side and avoids the noise and jitter peaking due to a clock-and-data-recovery (CDR) circuit. It also overcomes failure or noisy recovered clock situations if the received data is heavily distorted or the eye-diagram gets too closed throughout the channel. In addition, PCT allows "any-rate" communication without particular constraints on the CDR choice or the additional computational complexity. In some cases, synchronization between the clock and the received data would still be needed to correct for latency and select the best sampling point, with much less complexity than recovering the clock from the incoming data with a CDR. Furthermore, adopting multiple-channel transmission architecture, most likely through data de-serialization, would allow aggregate capacity increase in many applications such as optical data-centers [13] , industrial and machine networks, or security applications, etc. In such scenarios, the overhead cost and power consumption is significantly reduced with one parallel clock-channel among multiple data-channels [14] . In addition, the clock transmission is less sensitive than the data transmission with almost no added-up jitter or inter-symbol-interference. A transmitted clock signal would only experience attenuation and/or envelope modulation, and either effect could be easily corrected at reception with a limiting-amplifier. If the multiple channels, or some of the channels, are subject to transmission disturbance (dust, wind, etc.), the clock recovery from those channels using local CDR's might get impaired and the whole transmission would get degraded. This scenario is unlikely to happen with a parallel clock link since the clock signal would be the last and the least to be affected. Besides, postreceiver CDR's use might be mandatory in fiber-networks due to the far transmission and multiple intermediate nodes through the network-layer (routing, switching, etc.). However, in the case of lineof-sight (LOS) optical wireless links, the transmission architecture would have much lower scale than fiber-networks even with tens or hundreds of meters links distance. This would favor PCT versus local CDR's to achieve higher flexibility (robustness to weather conditions, cost reduction, etc.) and increased performance (less jitter, power consumption reduction, etc.) especially in a multiple channel transmission scenario.
The proposed solution in this paper takes up the challenge of realizing long-distance and highspeed VLC/FSO link while employing a low cost silicon avalanche photodiode. Although silicon PDs have lower responsivity and bandwidth compared to III-V technologies, they remain key components for very-large-scale-integration (VLSI) allowing mixed analog/digital functions integration and future optical-system-on-chip (OSoC) solutions (in a similar way to the radio-frequency (RF) systems evolution [15] ). Silicon can only absorb photons in the visible-light (VL) and NIR spectrum from 300 nm to 1100 nm with a responsivity drop-off for wavelengths beyond 1100 nm [16] . Thus, IR systems at 1310 nm and 1550 nm can never work with PDs fabricated in silicon. Other III-V technologies (InGaAs, InGaAsP, etc.) or (GaAs, InP, etc.) are used for IR or visible-light detection, respectively [16] . However, such technologies are not suitable for VLSI and cannot compete with Si/CMOS for optical-analog-digital functions integration on the same die or the same substrate. This in addition to the low fabrication cost advantage with standard CMOS processes for mass production as well as the capacity of bill-of-materials (BoM) reduction and miniaturization for integration into handsets and mobile devices. In this regard, the CMOS APD proposed in this work would present a key element for future optical receivers' integration to differentiate from III-V technologies solutions that might not fulfill the very-large or mixed integration requirements.
While optical SoC integration using Germanium-on-Silicon has been investigated [17] - [19] , Ge's photo-responsivity is only suitable for IR detection between 600 nm to 1700 nm wavelengths. Ge PDs would still need Si/CMOS for the implementation of the integrated electronic circuitry for signal conditioning. This would make the dual-integration of both Si and Ge PDs on the same Si substrate achievable to cover the complete available VL/IR spectrum with the same receiver device. In addition, proposed Ge/Si integration processes (e.g., the 90-nm process from IBM [17] ) enables IR systems VLSI at a relatively low-cost. However, the additional Ge fabrication-masks would still require extra cost compared to a standard CMOS process, and has its own issues such as defects [17] , [20] and noise [21] . In general, instead of viewing visible-light FSO a rival or a replacement to IR FSO systems, they can be considered for complementary applications through adjacent and overlapping optical spectrum regions. For example, Wavelength-division-multiplexing (WDM) could be extended to the visible spectrum to achieve higher aggregate capacity. Some other FSO applications, such as underwater optical wireless communication, 3D-scannig, etc., might not be suitable for IR because of the high medium absorption [3] , whereas the visible spectrum and particularly the UV/blue region of the spectrum can be a natural candidate.
The optical SoC trend is supported by a vast number of VL/IR applications. These applications would require not only single-receivers but also fully integrated pixelated or arrayed receivers to meet the requirements for enhanced networks capacity using multiple colors (WDM) [5] , [6] or multiple spatial channels (MIMO) [22] , mobility-related aspects such as self-alignment, tracking, ranging [23] , positioning [24] , spectrometry and remote sensing [25] , [26] , or dual VLC-imaging for self-driving cars and vehicle-to-vehicle communication [27] . Besides, the efforts of including VLC into the upcoming 5G standard are supported by the sustained bandwidth increase demand with advanced applications (real-time video transmission, fiber-to-home, internet network congestion, etc.) [28] . From that standpoint, VL-FSO technology might be regarded as an equal-capacity contender to other emerging outdoor broadband transmission technologies such as mm-wave [29] or terahertz (THz) [30] . Large scale Si/CMOS integration would place VL-FSO at an equal level to IR-FSO communication systems in terms of low-cost and miniaturization, and give it a significant advantage for far-range and low power communication versus mm-wave and THz technologies.
This paper presents a dual-path (data/clock) free space VLC link realized between two buildings separated by more than 72 meters (Fig. 1) . Both links use VCSEL 680-nm laser-diodes (LD) as transmitters and two receivers realized using custom bandwidth-enhanced APDs implemented in low-cost 0.35 μm standard CMOS process from Austria-Micro-Systems (AMS). Data-rates up to 2 Gb/s OOK were measured with a bit-error-rate (BER) below the VLC BER requirement of 3.8 × 10 -3 [5] . This work employs simple dual-amplifier architecture with no required equalization either on the receiver or the source side. The presented solution has the potential for high signalto-noise-ratio (SNR) fully-CMOS-integrated VLC/optical-wireless receivers while offering a simple implementation compared to complex OFDM-based systems.
Avalanche Photodiode Design
The custom APD is designed using a P+/Nwell structure with 9 (3 × 3) inner subsections ( Fig. 2(a) ). The APD is implemented in standard AMS 0.35 μm CMOS technology with OPTO option providing the possibility of etching the upper metal and dielectric layers besides adding a bottomanti-reflective-coating (BARC) layer on top of the active photodiode regions. Based on a previously published work by the authors [31] , a significant (4x) AC bandwidth (BW) extension could be obtained by adopting the 9-subsections design compared to a single-section APD design, both having the same optical area of 100 μm × 100 μm (Fig. 2(b) ). This enhancement is a result of stronger electrical fields at the corners and at the sides of the depletion regions (P+/Nwell and Nwell/Psub) leading to faster photo-carriers transit times to the surface. The AC bandwidth improvement gets more pronounced with small area APDs due to a higher ratio between the corners electrical field and the flat depletion-region electrical field. Although this effect was observed in [32] , no AC measurements were provided to quantify the amount of bandwidth improvement due to the APD area reduction or the use of multiple subsections versus a single section. This photodiode design would support continued enhancement of bandwidth with the increase in the number of subsections to a certain extent. More investigations would be needed to determine the best PD subsections design (subsections size and spacing) for maximum bandwidth enhancement resulting from an optimal multiplication of the vertical depletion regions. In this work, both APDs showed a breakdown voltage around 10.3 V. The 9-subsections APD offers an avalanche gain of 12 to 17 dB depending on the frequency as the reverse bias voltage approaches the breakdown voltage (Fig. 2(c) ). Also, a 3-dB bandwidth around 1.3 to 1.1 GHz could be achieved with the subsections APD for a bias voltage ranging between 9 and 10 V, respectively ( Fig. 2(d) ). Note that the bandwidth improvement is mainly noticed between the soft-breakdown and the breakdown bias region (9 to 10 V), inferring a notable faster transit-time due to the carriers acceleration in the avalanched P+/Nwell depletion region. This effect slows down at higher bias voltage (∼10.5 V) possibly due to the carriers' saturation effect. Fig. 3 shows the optical setup of the dual (clock and data) VLC link. To avoid employing a clockrecovery system on the receiver end, the clock was transmitted using a duplicated link to the data one, including the VCSEL source and the APD-receiver. From a Keysight N4902B PRBS generator, the signal is driven through an ADI ADN2530 laser driver to the 5-GHz BW 680-nm VIXAR laser diode. The data path uses a Mini-Circuits 1700-MHz cut-off frequency low-pass-filter (LPF) VLF-1700+ to eliminate the radio-frequency (RF) interference noise caused by the cellular and the 2.4-GHz WiFi bands. A ThorLabs ACL50832U-A (50.8 mm diameter and 32 mm focal distance) is used to steer the light towards the receiver, while another ThorLabs ACL7560U-A is used on the receiver end to focus the collected light onto the APD.
Building-to-Building VLC Setup
The CMOS APD is wire-bonded to a printed circuit board (PCB) where the other electrical components are connected. A top degeneration resistor (Rbi as = 500 − ) is added to linearize the photodiode current response as a function of the applied bias voltage (Vbias). A 10-μF capacitor is used to create a top AC-ground for the APD in order to conserve the AC avalanche gain even with a degenerated DC current. The APD P+ terminal is DC-held to the ground through an 87 μH series inductor, while the RF output is AC-coupled to a first low-noise-amplifier (LNA, Mini-Circuits ZFL-1000+, 23 dB, 1 GHz BW) followed by a power-amplifier (PA, Mini-Circuits ZX60-43-S+, 23 dB, 4 GHz BW) for the data path. The clock path uses after the LNA two cascaded power-amplifiers (Hittite HMC311SC70, 15 dB, 8 GHz BW). Both data and clock paths outputs are driven through a LPF (Mini-Circuits, VLF-1500+, 1500-MHz cut-off frequency) for further RF interference noise filtering before being connected to a Keysight digital oscilloscope DSO-S 804A for eye-diagram measurement.
With a steep current breakdown curve occurring over a limited voltage region, setting the right APD bias voltage for an optimum signal-to-noise ratio (SNR) can be quite challenging. The degeneration resistor helps widen the soft-breakdown (SBD) region and allows for a more reliable bias voltage control. In Fig. 4(a) , the APD dark current is plotted with a linear y-scale as a function of Vbias to show the effect of the degeneration resistance. This is illustrated as well in Fig. 4(b) giving a zoomin of the APD dark current around the breakdown voltage (BDV). According to the used process design manual, the breakdown voltage is defined as the reverse voltage at which the reverse current density attains 10 nA/μm 2 . The SBD region would be defined as the region just preceding the BDV where a current increase with Vbias can be observed. In the presented design, the breakdown threshold current would be 0.1 mA for a BDV slightly higher than 10.2 V (for 100 μm × 100 μm APD area). From Fig. 4(b) , the SBD increase with the degenerated resistance can reach up to ∼50 mV depending on Vbias. The slope is found to be around 1/750-after the SBD region as the non-degenerated APD exhibits a fast-increasing current but with a certain intrinsic resistance. For larger Vbias, this APD resistance tends to zero and the degenerated current slope tends to 1/R bi as .
The sharp shot noise increase along with the breakdown photocurrent may also limit the avalanche gain benefits with a rapidly degraded SNR. The added degeneration resistance delays the shot noise increase versus Vbias as shown in Fig. 4(c) and (d) . These curves show the post-amplifiers output noise floor as a function of Vbias at 200 and 500 MHz frequencies (RBW = 10 kHz), respectively. A resulting noise reduction (and subsequent SNR improvement) of around 6 dB can be noticed from these curves in the bias voltage region around 10.2 V. This result allows optimum bias of the APD in the soft-breakdown region.
The building-to-building setup is shown in Fig. 5 (a) with a real-time eye pattern capture on the right picture side. The receivers are shown in Fig. 5(b) with the laser focus over one APD. The laser sources are shown in Fig. 5(c) . On the receiver side, the received light showed a scintillating and shaking spot due to the absorption and scattering by small particles in the atmosphere that can be explained by Rayleigh and Mie scattering effects [33] . With a wind speed at 20 Km/h, the diameter of the received light disk was measured around 10 cm exceeding thus the receiver lens diameter of 7.5 cm. The spot shaking range was about 1 cm. The measured light power at the receiver PCB level was around 600 μW (measured with a Newport 1928C power-meter) with a laser focus diameter of 3-4 mm. If we consider a focus diameter of 3 mm (or ∼7 mm 2 area), the actual received power by the 100 μm 2 area APD would be by given by 600 μW × (0.01 mm 2 /7 mm 2 ), i.e., less than a μW.
Measurement Results
Environment RF noise coupled to the APD was an issue to recover the received signal with high SNR. The post-amplifiers output spectrum is depicted in Fig. 6 over 3-GHz bandwidth and with no received optical signal. It mainly shows a high interference level of the 2.4-GHz WiFi band and some other cellular/LTE bands identified as (1): 2.1 GHz, (2) PCS-1.9 GHz and (3) DCS-1.8 GHz, according to [34] . Other cellular bands around 1 GHz (800 MHz) can also be noticed as well as some other parasitic frequencies between 500 to 600 MHz, These parasitic interferences are coupled to the APD that acts as an antenna to be then amplified throughout the following stages. Although commercially available photodetectors might use a Faraday's cage or a metallic shielding to get rid of such electromagnetic (EM) coupling, this was not applied in our setup in order to allow the visual alignment of the optical link. However, such RF interference issue might become relevant in the case of very-low sensitivity integrated photo-receivers into RF mobile handsets or laptops with close PDs to multiple high-power RF transmitters. In our setup, a VLF-1500+ LPF is used to filter out the WiFi band and most of the LTE bands over 1.5 GHz frequency.
The measured APD-receiver output eye-diagrams along with the quality factor (Q) for the buildingto-building setup using 2 31 -1 PRBS modulation signal are given in Fig. 7 at 1 .06, 1.5, 1.75 and 2 Gb/s, respectively. The eye-diagrams opening exceeds 400 mVpp at all bit-rates. In Fig. 8 , the measured quality-factor (Q) as well as the extrapolated BER are represented as a function of the modulation bit-rate. The BER was calculated based on BER = (1/2)erfc(Q /2 1/2 ), where erfc is the complementary error function. The BER is below the FEC limit of 3.8 × 10 −3 [5] for all data-rates up to 2 Gb/s. At 1.75 Gb/s, the BER gets close to the FEC limit due to some excessive peaking in the eye-diagram that would approach the BER-mask limits at that data-rate (Fig. 7(c) ). The same effect is observed at 1 Gb/s (Fig. 7(a) ). Based on these measured results (or at least the 1.5 Gb/s case), applying forward-error-correction (FEC) with a bit-rate penalty of 7% would have been compatible with the error-free Gigabit-Ethernet transmission requirements.
Note finally that this setup employs a two-ended relatively compact optics with very simple and easily integrable multiple-amplifier receiver architecture. No equalization has been used in this setup; however, a possible integrated equalization use [12] would greatly help improve the received signal quality or further extend the maximum achievable data-rate. 
Conclusion
A building-to-building free space-VLC link over more than 72 meters link distance has been demonstrated. The link employs a dual data and clock optical channel from two 680-nm VCSEL laser-diodes. The receivers are based on custom bandwidth-enhanced avalanche photodiodes implemented in 0.35 μm CMOS technology. The APD receiver uses resistive degeneration to allow for improved bias voltage control in the soft-breakdown region as well as increased SNR by around 6 dB. Simple amplifier-based architecture with no equalization or TIA is proposed along with an FEC-compliant data-rate up to 2 Gb/s OOK. This work enables high-SNR fully-integrated receivers in standard low-cost CMOS processes for VLC and optical wireless communication as well as other low-sensitivity based applications including sensing, positioning and imaging.
